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Ecient implementation of communication software is of critical importance for high-
speed networks. Parallelism can improve the runtime performance of implementations
gained by code generation. Therefore, we have modied an existing Estelle compiler to
run under OSF/1. It exploits parallelism not only in the actions of the FSMs, but also in
the runtime system of the protocol stack.
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1. Introduction
Existing protocol suites such as the ISO/OSI [19] or the INTERNET protocols [7] were
designed with relatively slow networks in mind. The end systems were fast enough to
process complex protocols because the data transmission time was long compared to the
time needed for protocol execution.
Given the fast transmission media based on ber optics that are now available, current
end systems are too slow for high performance communication. Communication software
has become the major bottleneck in high speed networks [6, 36]. Ecient implementation
of the protocol stack is of crucial importance for the networking future.
For specication purposes, three formal description techniques { Estelle, SDL and LO-
TOS { were standardized [5, 22, 25]. They improve the correctness of specications by
avoiding ambiguities and by enabling formal verication. In addition, they allow semiau-
tomatic code generation.
This technique has several advantages: The code can be maintained more easily since
the system is specied in an abstract, problem{oriented language. It is also much easier
to port an implementation to another system. But one of the major problems is the
performance of implementations produced automatically from a formal specication.
Existing code generators were made to easily get rapid prototypes for simulation pur-
poses [2, 3, 10, 33, 34, 38]. Executable specications lead to a better understanding of
protocol behaviour. Since performance aspects are not essential for such a simulation,
existing Estelle tools are designed for validation rather than for the generation of ecient
code for high performance implementations.
A considerable amount of the runtime of automatically generated implementations is
2spent in the runtime system. This gives rise to hopes that much more ecient imple-
mentations can be created by code generators if the runtime system can be improved,
especially by the use of parallelism.
At the moment, there are dierent approaches to improve the performance of protocol
execution by parallelism [1, 4, 14{16, 31]. But they either need special hardware or do
not use formal description techniques. There do exist code generators for deriving parallel
implementations but they mainly were intended for simulation and validation purposes
[30, 35] or an intermediate technique between simulation and prototype implementation
called experimentation [26]. In this paper, we describe a more ecient runtime system
for one of them, the PET/DINGO, which avoids some of the weak points of the original
runtime system [12]. It makes use of parallelism and is intended to run under the operating
system OSF/1
1
[29].
This paper is organized as follows: Section 2 describes the dierent forms of parallelism
resulting from Estelle specications. Sections 3 and 4 show how this parallelism can be
mapped to OSF/1 structures, focussing on parallel decomposition and synchronization
aspects. Section 5 presents some results concerning the speedup we obtained with the
compiler. Section 6 concludes the paper and gives an outlook on further work on the
compiler.
2. Parallel Execution of Estelle Specications
The use of a code generator for implementing Estelle specications allows two sorts of
parallelism:
1. Parallel execution of the protocol machines, and
2. Parallel execution of the runtime system.
Ad 1: Estelle itself provides syntactical constructs for expressing parallelism: It is
possible to specify parallelism explicitly by decomposing the parallel tasks into separate
Estelle modules.
Estelle precisely denes which modules can be processed in parallel. For this purpose,
active modules are attributed with the keywords process, activity, system process or
system activity. Modules attributed as system process or system activity can be
processed concurrently with other modules. Child modules of a process module can be
active at the same time, whereas child modules of an activitymodule must be processed
sequentially. Modules in an ancestor/descendant relationship must not execute in parallel;
a parent module takes precedence over its child modules.
However, there are at least two points on the way from specication to implementation
where parallelism can get lost:
1. It is the specier who decides which module attributes are used. Thus, it is possible
that parallel activities are specied sequentially because the parallelism was not
recognized by him or her. This hidden parallelism cannot be detected in a fully
automatic way due to the need of background knowledge [17]. To avoid this problem,
careful training of the speciers is necessary.
1
OSF/1 is an operating system supporting multiprocessor machines based on Mach [37]
32. Even if all inherent parallelism of a specication is described by syntactical elements,
all or part of it can be ignored by a manual implementation. This might be caused
by the lack of experience of the implementor as well as by the fact that the target
machine has fewer processors than needed.
This can be avoided by a code generator. Of course, it cannot solve the problem of
too few processors, but since it maps parallel Estelle elements to parallel processors
according to general rules, the described parallelism is preserved in the implemen-
tation.
Another benet of code generators is the possibility of being able to describe parallelism
in a problem{oriented, high level language independently of the hardware.
Ad 2: An implementation gained from pure code generation cannot be executed as
it is. Finite State Machines (FSMs) are passive machines which only react on stimula-
tions received from their environments. Since code generation can only map FSMs to
corresponding pieces of code and data structures, code generation requires a runtime sys-
tem as well. Besides routines for queue and buer management and timers it comprises
in particular a scheduler . This routine determines the set of transitions to be executed
next. Therefore, all queues and state tables have to be examined for each module of the
specication. In general, the following tasks have to be done on each round:
1. Determination of a set of transitions matching two conditions: They must start
from the current state, and their input event must be at the head of a queue of this
module.
2. Further reduction of this set by the evaluation of provided clauses (if present).
3. Consideration of priority clauses.
4. Remaining transitions in the set indicate an indeterminism. In this case, one of
them has to be selected at random.
This procedure can be quite time{consuming. For example, if several transitions with
the same input event are possible in the actual state and | in the worst case | all
transitions have the same priority, all provided clauses have to be evaluated. These
might be complex boolean functions causing lengthy computations.
In addition, the evaluation has to be done for each active module of the specication.
When using only one sequential scheduler the evaluation times add up for all modules.
This can be improved by parallelism: Since the determination of reable transitions
of a module is completely independent of that for other modules, it can be done in
parallel for all. Furthermore, no synchronization conditions have to be considered since
the determination of reable transitions is independent of their actual execution.
In this way the runtime behaviour can be improved by replacing the central scheduler
with a parallelized version. Each module now has to determine its reable transitions on
its own and is thus able to run concurrently to other modules. It is no longer a passive data
structure but has become an active unit. Only the actual ring of transitions requires
synchronization with other modules which can be achieved by semaphores or message
passing.
43. Mapping of Estelle Modules onto OSF/1 Tasks and Threads
Before we can describe how an Estelle specication can be implemented on a parallel
computer, we must briey introduce parallel hardware.
There is a wide range of parallel computer architectures for which dierent classi-
cations have been proposed [13, 18, 32]. The most important criteria are the use of
instruction and data stream (SIMD, MIMD) and the organization of the memory (shared
vs. local). The optimal architecture depends on the problem to be solved; there is no
parallel computer with optimal results for any given problem.
For our purposes it is clear that SIMD architectures (Single Instruction Multiple Data)
are inapplicable. They are well suited to problems which perform the same operation
simultaneously on all data objects, such as vector or matrix manipulation. Since an
Estelle specication never describes a set of identical FSMs, a MIMD structure (Multiple
Instruction Multiple Data) is appropriate.
The question of the memory structure is less obvious. Shared memory can avoid unne-
cessary copying of data. On the other hand, if all the data is stored in shared memory,
and all communication and synchronization is done via shared buers and semaphores,
memory access becomes the bottleneck. As a consequence, a combination of both local
and shared memory is desirable for the parallel implementation of Estelle specications.
Multiprocessor systems are best supported by a multithreading operating system such
as OSF/1. It allows creation of light{weight processes (so{called threads) executing in
the same address space dened by tasks. Thus, threads can share variables whereas tasks
don't have memory in common and have to communicate via message passing
2
. For
consistency, OSF/1 oers lock mechanisms to synchronize the access of shared data.
The main task in implementing an Estelle code generator for this architecture is the
mapping of Estelle language elements onto the programming level of the operating system.
In this paper we will not deal with all mapping decisions but will concentrate on the
parallelization aspects.
First, one has to deal with the granularity of parallelization. To be independent from an
actual distribution on tasks and threads, we dene a PUnit as the unit of execution that
can be processed in parallel with other PUnits. Earlier work suggests that the minimum
unit for parallelization should be an Estelle module [30]. In addition, we have identied
three reasonable logical distributions at the module level (cf. Figure 1):
1. Parallelization of system modules. A module with the attribute systempro-
cess or systemactivity builds a PUnit together with its successors. All subtrees
rooted at system modules may then be executed in parallel. We gain asynchronous
parallelism, as Estelle systems are asynchronous, and thus do not need any synchro-
nization mechanism. Inside these subtrees, modules execute sequentially, i. e. some
of the possible parallelism remains unused.
2. Parallelization of process modules. All modules whose parents have one of the
attributes process or systemprocess run in parallel. The Estelle semantics of pa-
rent/child synchronization has to be obeyed, leading to a synchronization overhead.
2
Actually, tasks are passive units while threads are active. I. e. not tasks but threads in dierent tasks
communicate via message passing.
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(a) Parallelization of systemmodules
(b) Parallelization of process modules
(c) Parallelization of all modules
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Figure 1. Logical distribution of Estelle modules
6All module subtrees rooted at a module with activity or systemactivity attribu-
te form a PUnit, i. e. all modules inside the subtree are sequentialized. This seems
appropriate, as children of activity modules never execute simultaneously due to
Estelle semantics. However, there is still some sort of parallelism which is not exploi-
ted. As shown in the previous section, transitions oered by children of activity
modules may be selected in parallel by each child module without violating Estelle
semantics. This feature cannot be implemented using this second architecture.
3. Parallelization of all modules. All modules have the ability to execute in pa-
rallel. Not only the parallelism but also the synchronization overhead is at its
maximum because the semantics of Estelle now have to be implemented by explicit
synchronization.
We decided to implement the third variant because it allows for maximum parallelism.
It constitutes an extreme situation for the operating system. However, it would not be
dicult to change our code generator to create code for the other variants.
Having achieved a distribution of Estelle modules to PUnits, we have to decide how to
map these units onto the parallel programming features of OSF/1, i. e. tasks and threads.
From the above, it is quite clear that each module runs in its own thread to allow for
parallel execution. To be independent from the actual architecture, we leave it to OSF/1
to distribute the threads (the number of which depends on the specication) to processors
(the number of which depends on the machine). But how many tasks should be used,
and how should the threads be distributed among the tasks? Again, we identied three
reasonable mappings (physical distribution):
1. One task per module: This mapping | which allows each thread to execute in
its own task | has already been implemented several times [30, 35]. A task with
one thread is nearly the same as a process in a \normal" UNIX system. It is quite
useful for the validation of protocols because it allows for distributed testing. It is
not suitable for the protocol implementation on multiprocessor systems because of
the large message passing overhead. In addition, this solution causes many time{
consuming context switches between tasks.
2. One task for the whole specication: In this variant, where all threads execute
in the same task, there are no context switches nor is there any message passing
between modules; all communication takes place via shared memory and sema-
phores.
3. One task for each system module: Subtrees of modules rooted at a system
module communicate via message passing while modules inside the subtree commu-
nicate via shared memory.
The rst variant is certainly not the one to choose for ecient protocol implementation.
From the conceptional point of view, variant 3 is best because Estelle system modules
are executing asynchronously. They have no shared data and may only communicate
via their interaction points. This can be mapped exactly to OSF/1 tasks with message
passing between them. Modules within a system's subtree often have to synchronize with
7others (e. g. parent/child) and have shared data (Estelle's exported variables). These
may be mapped to threads inside a task synchronized by and communicating via shared
memory.
We decided to implement the third variant
3
. The second variant may easily be imple-
mented by a simple change to the code generator.
4. Communication and Synchronization
Communication and synchronization of Estelle modules are closely related. Especially
in a parallel environment, the mapping onto the operating system has to be designed care-
fully. We rst take a look at communication problems without touching synchronization
aspects. The latter will be covered in detail afterwards.
Estelle modules have three interfaces available for their communication with other mo-
dules. A description of our implementation for each interface follows:
1. Initialization parameters may be passed from a parent to a child module during
creation time. By this feature, modules can be parameterized. The creation of a
new module must be mapped to the creation of a new thread because each module
runs in its own thread. To start a thread, a generic start routine has to be called
which takes the name of a function as an argument. This name identies the routine
in which the thread starts its work. As a second argument, the generic start routine
accepts a pointer to arbitrary data. This pointer will be passed to the special
start routine and identies the parameters of this routine. Thus, to implement
initialization parameters, the code generator has to put them into a data structure
and pass a pointer to this structure to the start routine.
2. Exported variables are variables of a child module accessible by its parent module.
Inside a task, they are simply mapped to shared data and thus can be accessed by
all threads in that task (the synchronization aspects are discussed later). Exported
variables of modules in dierent tasks need not be implemented, their occurrence
having been precluded by our mapping of modules onto tasks and threads (since
variables can only be exported to parent modules). Both parent and child modules
will always be in the same task as long as both are active, and therefore shared
memory is the appropriate implementation.
3. Interaction points build an asynchronous message interface for modules. Their
message queues are conceptually unlimited in size and can be simply implemented
by a data structure representing a queue. A module wanting to send a message
to another module could simply insert the message at the end of the interaction
point's queue of the receiving module. The receiving module will eventually remove
the message from the queue and process it.
However, there has to be some kind of timing in accessing the queues. Consider the
following situation: a parent module sends messages to each of its child modules. No
predictions or assumptions about the time delay for passing the messages between
3
The decision does not inuence any load balancing issues. OSF/1 schedules threads and not tasks. The
number of threads is equal in any of the three possible mappings.
8the modules can be made. When child module 1 receives its message and, in reaction
to it, sends a new message to child module 2, this message may arrive earlier at
module 2 than the message from the parent module to this child. Thus, Estelle
semantics would be violated. The solution for this problem is the use of temporary
queues. All messages to be sent will rst be put into these queues and will not be
sent until all modules have nished, i. e. processed their part of the current Estelle
cycle. This mechanism was already implemented in the PET/DINGO system and
was adapted to our multithread environment.
Let us now come back to synchronization. The synchronization problem has to be solved
for two dierent layers. The rst layer includes all Estelle synchronization rules, essentially
those for parent/child synchronization. The second layer includes synchronization of
shared memory access, e. g. for interaction point queues.
To implement the Estelle synchronization rules in a concurrent environment, it is ne-
cessary to develop a protocol which denes the synchronization messages exchanged
between threads (i. e. modules) and their possible orderings [30]. In general, there are
three situations in which synchronization has to take place: initialization of a new mo-
dule instance, synchronization during runtime and termination of an instance. We rst
present the general protocol in terms of messages and then describe the implementation of
synchronization between threads of the same task. Intertask synchronization has already
been described in earlier approaches [30, 35] and is therefore omitted.
When a parent module starts a new child module, Estelle rules require that the whole
initialization of the child has to be completed before the parent module can continue its
work. The initialization of the child may include further initializations of its own children.
The Estelle init command therefore results in two messages: the parent module starts
its child (which can be seen as an init message) and blocks until it receives an end-of-init
message from its child.
During runtime of the Estelle specication the attributes of the modules determine the
synchronization rules. System modules need not be synchronized as they are asynchro-
nous. However, we have to distinguish process and activity modules. First, consider
a process module that gets a start-exec message and thus has the right to execute a
transition. At the beginning, it checks its own transitions. If it has one, this transition
will be executed. Afterwards, it sends an end-of-exec message to the parent module and
waits for the next synchronization message. If it has no reable transition, it hands over
the right to its own children. If it has at least one child, it passes a start-exec message
to all of them and then waits for end-of-exec messages from all. Afterwards, it sends the
end-of-exec message to its parent module.
Activitymodules are treated in a slightly dierent way. If they are not able to execute
a transition, they pass the right to exactly one of their children. If the child is not able
to execute, it returns the right immediately. The parent module will then select another
child module. This proceeds until one module has executed or all modules have been
checked.
Implementing this procedure in exactly this manner would not make use of all possible
parallelism. It is not against Estelle semantics to let all modules choose a transition
and then select one of the modules with an enabled transition (= oering module) for
9execution. On a sequential machine, that would result in longer execution times, as all
modules will have to work, one after the other. On a parallel machine, however, the
selection of transitions may be done fully in parallel (if there are enough processors), and
afterwards, only one module has to execute its selected transition. The protocol used with
activity modules thus works as follows: an activity that is unable to execute sends
an oer-request message to all its children. Then, it waits for all oer-response messages
(telling whether the corresponding child has a reable transition or not). It now has to
select at random one of the oering children and send a start-exec message to it. Again,
the parent module blocks until it receives an end-of-exec message from this child.
Estelle modules are terminated by their parent module using the terminate or release
statement. In the protocol, the parent module sends a terminate-request to the corres-
ponding child module and blocks until it receives a terminated message from that child.
The terminated message is the last message from the child before it ends.
In general, the implementation of the synchronization messages is done via shared
memory. We use one (in case of start and termination of modules) or two (in case of
runtime synchronization) shared integer variables for synchronization between a parent
module and some child module threads. These shared variables are protected by a lock
variable
4
. A condition variable
5
is used to implement the non{active waiting of threads
for the change of values in the shared variables. To start a module, the init message is
simply implemented by the call to the pthread start() routine which allows one thread
(in this case the parent thread) to start another one (the child). The parent thread sets
the shared variable response to 1 and then waits until it is reset to zero by the child (this
is the end-of-init message).
For synchronization during runtime, we use the two variables command and response.
Via the command variable, the parent thread species the kind of message, e. g. start-exec
or oer-request (for activities). Before it passes the right to execute to its child(ren), it
assigns the number of executable children to the variable response. Then it wakes up
the children using the condition variable and waits until the response variable is reset to
zero. This will be the case when all modules have completed execution. When they are
ready, they will decrement the value of response by 1 (after having locked the variable for
their exclusive use). The corresponding end-of-... messages are thus implemented by this
decrement operation.
To terminate a module, the parent thread species the value for terminate in the com-
mand variable. In this case, it does not check the response variable to wait for completion
but waits for the end of the child's thread by calling the function pthread join(). When
the child gets the terminate command, it terminates all of its children and then calls
pthread exit(), which can be seen as a kind of suicide.
An example of the implementation is shown in Figure 2. We have a parent moduleM
0
of type process that has three child processesM
1
, M
2
and M
3
. Child moduleM
3
itself
has two further children: M
4
and M
5
(Figure 2(a)). Figure 2(b) shows the parallelization
of the corresponding threads t
i
when M
0
issues a start-exec message.
The second layer of synchronization is shared data access. Shared data are mainly the
4
Lock variables are provided by OSF/1 and can be used to implement mutual exclusion.
5
Condition variables, also provided by OSF/1, allow for restarting threads depending on a change of
variable values.
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Figure 2. Thread synchronization example
implementation of exported variables and interaction point queues. Access to exported
variables can be handled easily. It is always only the module itself and its parent module
that have access to exported variables. As we saw above, parent and child threads will
never run in parallel and therefore will not try to access the data simultaneously. The
interaction point queues are a bit more dicult. We already implemented temporary
queues to adhere to Estelle semantics. These queues, together with a 2{phase distribu-
tion algorithm for interactions (which was already used in the PET/DINGO Toolkit [35]),
avoid the simultaneous access of an interaction point queue by two threads
6
. The most
important result of our work on this layer was that an explicit synchronization by lock
variables is unnecessary for shared data structures. The synchronization is already achie-
ved by the implementation of Estelle semantics and by means of the existing interaction
distribution algorithm.
5. Results
The code generator described in this paper was implemented on a parallel computer
manufactured by Kendall Square Research, KSR1, running OSF/1 [27]. Our ma-
chine has 32 processors with a performance of 1.28 GFlops and 1 GByte virtual global
memory. The processors have a wordlength of 64 bits, operate at a clock rate of 20 MHz
and can execute two instructions per cycle. They are connected to a ring{shaped bus wi-
th 1 GB/s bandwith and have 32 MB local memory besides 256 KB cache memory each
for data and instructions. All local memories together form the above{mentioned global
memory of 1 GB, the consistency of which is guaranteed by an appropriate protocol on
the ring.
As an example we used Estelle specications of ISO presentation and session layer
6
In the rst phase, the algorithm collects all interactions from bottom-up. In the second phase, the
collected interactions are redistributed over the modules until they reach their destination interaction
point.
11
[20, 21, 23, 24] described in [11, 28, 39]. The session layer comprises the basic combined
subset , whereas the functionality of the presentation layer is restricted to the functional
unit kernel .
These specications were enhanced by modules for the transport service and the simu-
lation of presentation service users initiator and responder (cf. Figure 3).
Transport
Service
Trans−
portdienst
Presentation
Entity
Presentation
Entity
Session
Entity
Initiator Responder
Session
Entity
Presentation
Entity
Presentation
Entity
Session
Entity
Initiator Responder
Session
Entity
Start Stop Root Module
Figure 3. Specication used for the measurement
Several instances of these stacks can be created at runtime, thus allowing for experience
with parallelism introduced by dierent connections. The root module triggers the mea-
surement by sending a Start message to all initiators and starting a timer. Those in turn
establish a connection to their peer responders, hand over a number of P{DATA.requests
to their presentation entity (depending on a runtime parameter) and release the connec-
12
tion. After connection establishment, the data packets are sent in only one direction
without waiting for any acknowledgements. Eventually the initiators send a Stop messa-
ge to the root module which stops the timer after having received this message from all
of them.
From this specication four variants were generated:
A: Sequential with one connection,
B: Sequential with two connections,
C: Parallel with one connection,
D: Parallel with two connections.
The sequential variants A and B were generated with the original PET/DINGO system,
the parallel variants C and D with the modied version. In the parallel case each module
entity is mapped to a thread and, since there is only one system module | the root
module |, all threads run within the same task. Thus the version with one connection
consists of eight threads, whereas the one with two connections comprises fteen; of course,
both sequential variants are represented by only one thread within one task.
All measurements took place on a closed set of sixteen processors with exclusive access
only for the measured threads. Thus each thread was executed on its own processor. The
average values of ve series are depicted in columns A{D of Table 1.
Table 1
Runtimes and resulting speedup of the four variants
DATA- sequential [s] parallel [s] speedup
requests 1 conn. 2 conn. 1 conn. 2 conn.
A B C D A=C B=D
10 1.9 3.2 1.7 2.7 1.12 1.19
50 4.7 8.6 3.4 5.1 1.38 1.69
75 6.7 11.6 4.7 6.2 1.43 1.87
100 8.2 14.8 5.4 8.4 1.52 1.76
250 18.5 35.7 12.6 16.9 1.47 2.11
500 35.3 66.5 22.8 32.2 1.55 2.07
750 53.5 101.8 33.7 47.0 1.59 2.17
1000 69.8 137.4 44.9 60.0 1.55 2.29
Two conclusions can be drawn from these results:
 A comparison of variants A and C yields the speedup based on a layer{oriented
parallelism. Since each layer entity is specied by exactly one module and our code
generator maps each module to exactly one thread, a pipelining eect is realized
by variant C, with each layer being processed by its own processor. The resulting
speedup is shown in column A=C.
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 The speedup introduced by the combination of this parallelism and the one enabled
by the concurrent execution of two connections can be evaluated with variants
B and D and is shown in the last column of Table 1.
Both speedups are shown in Figure 4. As can be seen, from 100 DATA.requests on the
values stabilize at about 1.5 for the layer{oriented speedup and at ca. 2.2 in the combined
case.
1.0
1.2
1.4
1.6
1.8
2.0
2.2
2.4
0 100 200 300 400 500 600 700 800 900 1000
Speedup
Number of P{DATA.requests
A=C
3
3
3
3
3
3
3
3
3
B=D +
+
+
+
+
+
+
+
+
Figure 4. Speedup
At rst sight the speedup is disappointing. However, the values shown here cannot
be generalized. They are specic for the underlying protocols (presentation and session
layer), which were not designed particularly for parallel execution. Protocols especially
developed with parallelism in mind can be expected to yield better values.
6. Conclusion and Outlook
We have described how code generators can be used not only for simulation but also for
actual implementation of communication protocols. Eciency at runtime can be achieved
by the use of parallelism. For this purpose, the runtime system of an existing Estelle code
generator, PET/DINGO, was modied to run under the parallel operating system OSF/1.
We emphasize that parallelization of the runtime system is as important as parallelization
of the FSM code.
A main point was to separate the determination of reable transitions | which can be
done completely in parallel | from their actual execution. In addition, all Estelle modules
14
are processed concurrently, while a synchronization protocol guarantees the adherence to
the semantic rules of Estelle.
The results obtained by the generated software show a considerable speedup of protocol
execution. However, they are not too near to the theoretical upper limit. Currently, we are
working to improve the obtained speedup. We already identied implementation issues
that stand against the optimal performance:
 The synchronization mechanism of our implementation with semaphores is qui-
te complex. KSR-OS oers another mechanism, called barrier synchronization. Its
model of barrier master and slave is very similar to Estelle's father and child syn-
chronization.
 Often, the synchronization times exceed the time spent on protocol execution.
In this case, a parallelization is not advisable and should be left out.
 The KSR architecture leads to an increase in synchronization and communication
time when more processors than belong to a ring are used. In that case, Estelle
modules belonging to one system module tree should run on processors in the same
ring.
Based on these experiences, we are developing a new strategy for the logical distribution
of modules. It takes into account the runtime of each module, thus leading to a balanced
distribution of modules to processors.
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